

Compal Confidential

Pixar AMD M/B LA-9851P Schematics Document

AMD Richland APU / Bolton FCH M3

Date : 2012-11-07

Version T0.1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RICHMOND DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				B	4019NK	A
Date: Monday, October 21, 2013				Sheet 1 of 47		

Model Name : VPU00 AMD

The diagram illustrates the system architecture centered around the AMD Richland APU and the FCH (Firmware Control Hub) Bolton M3. The APU is connected to the FCH via the UMI (Unified Memory Interface). The FCH manages various system components, including memory, storage, and peripherals.

AMD Richland APU: Features include Trinity FP2, BGA 813- Ball, 27mm x 31mm. It is connected to the FCH via UMI. The APU also has connections for HDMI, LVDS, and eDPX2.

FCH Bolton M3: Features include uFCBGA-656. It is connected to the APU via UMI. The FCH manages the Memory BUS (DDR3), SATA3.0, and various other components.

Memory BUS (DDR3): Dual Channel, 1.5V DDRIII 1333/1600MHz. It is connected to the APU and the FCH. The memory is organized into BANK 0, 1, 2, 3.

SATA3.0: Connected to the FCH, it includes a SATA repeater and a SATA HDD. The SATA3.0 interface is also connected to a reserve port.

Peripherals and Sub-boards:


- Daughter board:** Includes USB20 (USB Charger), USB30 (M/B*2), CMOS Camera, WWAN NGFF, and SIM.
- Mini Card 1:** (Wireless LAN with BT).
- Card Reader:** RTS5239-GR (Sub board).
- SD/MMC slot:** Connected to the FCH.
- Touch Pad:** Connected to the FCH via SMBus (FCH).
- Int. KBD:** Connected to the FCH.
- HP Amp:** Connected to the FCH.
- Sub Woofer Amp:** Connected to the FCH.
- Combo jack:** Connected to the FCH.
- Sub Woofer:** Connected to the FCH.
- Power/B:** (Sub board).
- FAN/LED:** Connected to the FCH.
- SPK:** Connected to the FCH.
- G-Sensor:** Accelerometer HP3DC2.
- BIOS ROM:** SYS BIOS (4M).

Other components:


- Transformer / RJ45:** Connected to the FCH.
- NIC:** RTL8151GSH-CG.
- LVDS Conn.:** Connected to the APU.
- LVDS Translator:** RTD2136S.
- HDMI Conn.:** Connected to the APU.
- APU HDMI (UMA / Muxless):** Connected to the APU.
- Mini Card 1:** (Wireless LAN with BT).
- SD/MMC slot:** Connected to the FCH.
- Card Reader:** RTS5239-GR (Sub board).
- Power On/Off CKT.:** Connected to the FCH.
- Power Control:** Connected to the FCH.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019NK	A
Date: Monday, October 21, 2013		Sheet 2 of 47			

CLOCK DISTRIBUTION



DISPLAY OUTPUT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4019NK
				Date:	Monday, October 21, 2013
				Sheet	3 of 47
				Rev	A

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

Audio Codec SSID

Platform	Platform ID
Evora 1.0 UMA	0x18DE

x = 1 is read cmd, x= 0 is writtee cmd.

External PCI Devices			
Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (GPU)	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			LVDS TR(RTD-2132S)	1010 100X b	A8H
			VGA Internal Thermal	1000 001X b	82H

FCH SM Bus 0 address			FCH SM Bus 1 address		
Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	90			
DDR DIMM2	1101 001X b	94			

STATE	SIGNAL							
	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOM Option Table

BOM Structure	Description
---------------	-------------

BOM Config





UMA V

SMBUS Control Table

	SOURCE	BATT	Charger	HP Amp	MINI3	SODIMM	EC_SMB_CK2 EC_SMB_DA2	EC_SMB_CK1 EC_SMB_DA1	G-Sensor	TP
EC_SMB_CK1 EC_SMB_DA1	KB932	V	V						V	
EC_SMB_CK2 EC_SMB_DA2	KB932			V						
FCH_SCLK0 FCH_SDATA0	FCH					V				
FCH_SCLK1 FCH_SDATA1	FCH									V

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	Document Number 4019NK	Rev A
Date: Monday, October 21, 2013				Sheet 4 of 47		

Figure 44: Schematic Diagram—DisplayPort, Translator and VGA



3/9 add QC5 for +5VS power leakage issue

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

TC13

TC14

To LVDS Translator

FHD eDP

To HDMI

100MHz

100MHz

NSS

SVI 2.0

(0 ohm

at Power Side)

Check

10/25 Eric aremovok H_PROCHOT#

Internal PU when no use HDT

Route as differential with APU_VDD_RUN_FB_L

TC14

TC13 near APU

TC13

TC14

TC13

TC14

TC13

TC14

TC13


TC14

TC13

TC14

<

Power Name	Consumption
VDD +CPU_CORE	60A
VDDNB +CPU_CORE_NB	37A
VDDIO +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.75A



On power team page

On power team page

+APU_CORE Decoupling

330uF x 4 @ x1
22uF x 10
0.22uF x2
0.01uF x2
180pF x2 @ x1

+APU_CORE_NB Decoupling

330uF x2
22uF x2 @ x2
10uF x1
0.22uF x2
180pF x3

Decoupling between CPU and DIMMs
across VDDIO and VSS split

+1.5V / VDDIO Decoupling

220uF x1
22uF x4
4.7uF x4
0.22uF x6
180pF x1 @x1

VDDR Decoupling Close JCPU1.AN14,AP14-15,AR14-15

10uF x2
0.22uF x2
180pF x2 @x2
0.01uF x2
4.7uF x2

VDDP Decoupling Close JCPU1.AH3-7

22uF x4
0.22uF x2
180pF x2 @x2

220uF x1

VDDA Decoupling

47uF x1
0.22uF x1

Power Sequence of APU

+1.5V

+2.5VS

+1.5VS

+CPU_CORE






+CPU_CORE_NB

+1.2VS

Group A

Group B

UCPU1F




RICHLAND-A8-SERIES_BGA813

Decoupling Caps.	Pop / @	330uF	220uF	47uF	22uF	10uF	4.7uF	0.22uF	0.01uF	3300pF	1nF	180pF
Pumori 2.0			0	19/11	7	5	17	3	1	1 / 1	13/3	
Comal	7 / 2	1	1	19/11	7	4	17	3	1	1 / 1	14/2	
P5WS5	7 / 2	1	1	13	3	8	19	3	1	4	16	

Security Classification	Compal Secret Data	Document Number	Rev
Issued Date	2012/11/07	Deciphered Date	2012/11/07
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		4019NK	A
Date: Monday, October 21, 2013		Sheet	9 of 47


HPD



Del reserved NMOS


12/06 Del FCH_CRT_HPDP

Panel ENBKL




11/13 Eric Add Panel EBBKL circuit.
Verify eDP on DB phase.

eDP Panel ENVDD Panel ENVDD



10/3 Eric Add DP_ENVDD control pin.

Panel PWM




Security Classification	Compal Secret Data			Title
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Schematic, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A
Date: Monday, October 21, 2013				Sheet 10 of 47

+VREF_DQ 15mil


DDR3 SO-DIMM A

All VREF traces should have 20 mil trace width

7 DDR_A_SQ0[0..63] DDR_A_SQ0[0..63]
7 DDR_A_SDM[0..7] DDR_A_SDM[0..7]
7 DDR_A_SMA[0..15] DDR_A_SMA[0..15]




Layout Note:
Place near JDIMM1.203 & JDIMM1.204




Layout Note:
Place near JDIMM1

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA




DDR3 SO-DIMM A



SI# 8/16 Reserve 4 pcs 0.1uF for EMI noise issue

3/2 Reserve 4 pcs 180pF for EMI DDR noise issue



DIMM_A REV H:4mm

<Address: 00>

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2012/11/07	
2012/11/07		2012/11/07		SCHEMATIC, MB A9851	
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		D		LA-8661P	
				Rev A	
				Date: Monday, October 21, 2013	
				Sheet 11 of 47	


DDR3 SO-DIMM B

+VREF_DQ 15mil


All VREF traces should have 20 mil trace width

7 DDRB_SDQ[0..63]
7 DDRB_SDM[0..7]
7 DDRB_SMA[0..15]

10/03 change to +V_DDR_REFB




Layout Note:
Place near JDIMM1.203 & JDIMM1.204





Layout Note:
Place near JDIMM1

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA



DDR3 SO-DIMM B



SI# 8/16 Reserve 4 pcs 0.1uF for EMI noise issue


3/2 Reserve 4 pcs 180pF for EMI DDR noise issue

10/05 change to PH.

01/15 update DDR address 10 to 01 for common design


DIMM_B REV H:8mm

Standard
<Address: 01>




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev A
				Date: Monday, October 21, 2013	Sheet 12 of 47	

HDD1



10/03 Eric del mSATA by customer


SATA_CALRP=35ohm,<1000mil
SATA_CALRN=35ohm,<1000mil




10/17 Eric add GPIO of 56,58,54.

Confirm BT_ON# or BT_ON
Del W_DISABLE#_2

10/17 Eric modify BT_ON to pull low.




UH1B



BOLTON-M2_FCBGA656

HUDSON-2



SD_CLK/SCLK_2/GPIO73
SD_CMD/SLD_2/GPIO74
SD_CD/GPIO75
SD_WP/GPIO76
SD_DATA0/SDAT1_2/GPIO77
SD_DATA1/SDAT0_2/GPIO78
SD_DATA2/GPIO79
SD_DATA3/GPIO80

GBE_COL
GBE_CRS
GBE_MDCK
GBE_MDIO
GBE_RXCLK
GBE_RXD3
GBE_RXD2
GBE_RXD1
GBE_RXD0
GBE_RXCTL/RXD0
GBE_RXERR
GBE_TXCLK
GBE_TXD3
GBE_TXD2
GBE_TXD1
GBE_TXD0
GBE_TXCTL/TXEN
GBE_PHY_PD
GBE_PHY_RST#
GBE_PHY_INTR

GBE_COL / GBE_CRS / GBE_MDIO
GBE_RXERR / Left unconnected.
FCH SCL v1.20 19-35

GBE_PHY_INTR

SPI_DI/GPIO164
SPI_DO/GPIO163
SPI_CLK/GPIO162
SPI_CS1#/GPIO165
ROM_RST#/SPI_WP#/GPIO161

VGA_RED
VGA_GREEN
VGA_BLUE
VGA_HSYNC/GPO68
VGA_VSYNC/GPO69
VGA_DDC_SDA/GPO70
VGA_DDC_SCL/GPO71
VGA_DAC_RSET
AUX_VGA_CH_P
AUX_VGA_CH_N
AUXCAL
ML_VGA_L0P
ML_VGA_L0N
ML_VGA_L1P
ML_VGA_L1N
ML_VGA_L2P
ML_VGA_L2N
ML_VGA_L3P
ML_VGA_L3N
ML_VGA_HPDP/GPIO229

VGA_DAC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC

VGA_DDC



VGA_DDC

VGA_DDC


VGA_DDC

VGA_DDC

4MB SPI ROM
& Non-share ROM.





FCH_SPI_CS1#
FCH_SPI_MISO
FCH_SPI_WP#
FCH_SPI_HOLD#
FCH_SPI_CLK_ROM
FCH_SPI_MOSI




GBE_PHY_INTR
Pulled-up to +3.3V_S5 with a 10-KΩ 5% resistor.
FCH SCL v1.20 #19-85

12/19 remove RH29, RH31 for HW request

Check?




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	14 of 47



STRAP PINS

Change to SPI

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




Remove VGA_PD

Remove VGA_PD


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT








Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/11/07		Deciphered Date		2012/11/07		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB A9851			
						Document Number		Rev	
						4019NK		A	
Date: Monday, October 21, 2013						Sheet 16 of 47			




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXERCISED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Doc No.	Rev
						Customer	A
						4019NK	
Date:						Monday, October 21, 2013	Sheet 17 of 47

<CPU>




10/9 Eric Remvoe CM2 ~ CM9 for EMI requirement.




9/11 remove RG58/RG62 for double PU to CPU side

5V PULL UP IN CONNECTER SIDE




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number 4019NK
				Date	Monday, October 21, 2013
				Sheet	19 of 47





10/3 Eric Add APU_ENVDD control pin.


<CPU CTRL>
<ANX3110\ CTRL>



9/26 Eric remove common chock for touch screen portion,
ask key part to add in touch IC side.




10/3 Eric Del power switch of +3VS_CAMERA & +5V_+3V_TOUCH_PNL.



<LVDS>
<DB>eDP-->Dual LVDS
8/30 colay eDP use
<USB Touch panel>
<Touch panel>
<Camara and DMIC>
<Camera>

Put CF11 near webcam connector.
@RF@
CF11 39P_0402_50V8J

eDP,TS,Camera Conn.



9/6 by EMI request modify LVDS pin defined

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	20 of 47


5		4		3		2		1	
D									
C									
B									
A									
CONFIDENTIAL									
5		4		3		2		1	
D		C		B		A			
5		4		3		2		1	

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2012/11/07		Deciphered Date		2012/11/07		Title		
								SCHEMATIC, MB A9851		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size B	Document Number			Rev A
							4019NK			
Date:						Monday, October 21, 2013		Sheet 21 of 47		

mSATA Conn.

10/03 Eric Del mSATA by customer


Reserve SATA Redriver



Need Vendor check value


SATA0 (HDD)


02/22 Eric remove SATA power 0 ohm to +5VS.






<DB>Change to 10 Pin 2.5" HDD Conn.

02/22 Eric remove SATA 0 ohm co-lay.






For Wireless LAN





12/21 for AMD issue workaround




Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	23 of 47
				Rev	A



10/19 Eric del @ of RL10 for pull high, Del FCH_PCIE_WAKE# net, short RL12.




LED

<DB>Change to subboard.



20 Pin FFC





0226 Eric del SIM signals for remove WWAN.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019NK
				Rev A
				Date: Monday, October 21, 2013
				Sheet 24 of 47

Card reader conn


9/4 Modify JP10 connector pin defined



10/4 Eric Reserve R212 for card reader power rail.





<CPU>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	4019NK
				Date	Monday, October 21, 2013
				Sheet	25 of 47
				Rev	A




<EC>
<CPU>

31,32 USB_ON#
31 USB32_P0_PWREN_R# RS4 0_0402_5% RS5 0_0402_5%




USB3.0 need support 2.5A
change USB PWR SW SA00003TV00
low active

9/13 add US2 for another USB30 port
+USB_VCC




9/26 Eric change CS14 form 150uF to 47uF.

<DB>Update footprint to DC233008M10.
USB2.0/USB3.0 port 1




USB2.0/USB3.0 port 2

<DB>Change power rail to U18.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK	Rev A
Date:	Monday, October 21, 2013	Sheet	26 of 47			




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	27 of 47


Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <i>SCHEMATIC, MB A9851</i>	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	A
				Document Number	
				4019NK	
				Date:	
				Monday, October 21, 2013	
				Sheet	
				28 of 47	

Subwoofer AMP TPA2011 = HPA01086YFFR

DB> TPA2012 Change to TPA2011



Add circuitry for de-pop




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	29 of 47

Headphone AMP TPA6130A2 = HPA00929


DB> HPA01196 Change to HPA00929

Headphone amplifier




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	30 of 47

Ext. Mic




Front Speaker Connector 1

SPK conn




USB3.0 need support 2.5A
change USB PWR SW SA00003TV00
low active




Headphone and Mic conn

<DB>Change power rail to US1.

30 Pin FFC




10/30 RF add, near JIO1 connector.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				4019NK	
Date: Monday, October 21, 2013		Sheet 31 of 47			

Ming9/3 change to 8.2K for DB phase board ID

	DB	SI	PV	MV
Board ID	0 K ohm	12K ohm	15K ohm	20K ohm
Rk13				
Project ID	56k ohm	56k ohm	56k ohm	56k ohm
RK11				




<DB>Add PM_CLKRUN# and RK59
10/24 Eric modify SMBUS1 power rail to +3VALW_EC.




Ming9/13 remove EC_SMI# for EC request

10/15 Eric remove SUSACK#.

<DB>Remove @ 32.768KHz 'XTAL




<DB>Remove JFW1




10/4 Eric Del.

<DB>Del HDMI_PWR_PD
<DB> add DGPU_GC6_EN on Pin M2
Ming8/28 remove DGPU_GC6_EN for UMA only



Ming9/13 add KSO16/ KSO17 for KB request

Ming9/18 change 0ohm to new footprint



Add PROC_DETECT#
Ming9/3 remove PROC_DETECT#
change PM_SLP_SUS# to GPIO15

<DB>RK50 10K-->100K

UK1

LPC & MISC

Int. KB

SM Bus

GPIO

GPI

GPIO0

GPIO1

GPIO2

GPIO3

GPIO4

GPIO5

GPIO6

GPIO7

GPIO8

GPIO9

GPIO10

GPIO11

GPIO12

GPIO13

GPIO14

GPIO15

GPIO16

GPIO17

GPIO18

GPIO19

GPIO20

GPIO21

GPIO22

GPIO23

GPIO24

GPIO25

GPIO26

GPIO27

GPIO28

GPIO29

GPIO30

GPIO31

GPIO32

GPIO33

GPIO34

GPIO35

GPIO36

GPIO37

GPIO38

GPIO39

GPIO40

GPIO41

GPIO42

GPIO43

GPIO44

GPIO45

GPIO46

GPIO47

GPIO48

GPIO49

GPIO50

GPIO51

GPIO52

GPIO53

GPIO54

GPIO55

GPIO56

GPIO57

GPIO58

GPIO59

GPIO60

GPIO61

GPIO62

GPIO63

GPIO64

GPIO65

GPIO66

GPIO67

GPIO68

GPIO69

GPIO70

GPIO71

GPIO72

GPIO73

GPIO74

GPIO75

GPIO76

GPIO77

GPIO78

GPIO79

GPIO80

GPIO81

GPIO82

GPIO83

GPIO84

GPIO85

GPIO86

GPIO87

GPIO88

GPIO89

GPIO90

GPIO91

GPIO92

GPIO93

GPIO94

GPIO95

GPIO96

GPIO97

GPIO98

GPIO99

GPIO100

GPIO101

GPIO102

GPIO103

GPIO104

GPIO105

GPIO106

GPIO107

GPIO108

GPIO109

GPIO110

GPIO111

GPIO112

GPIO113

GPIO114

GPIO115

GPIO116

GPIO117

GPIO118

GPIO119

GPIO120

GPIO121

GPIO122

GPIO123

GPIO124

GPIO125

GPIO126

GPIO127

GPIO128

GPIO129

GPIO130

GPIO131

GPIO132

GPIO133

GPIO134

GPIO135

GPIO136

GPIO137

GPIO138

GPIO139

GPIO140

GPIO141

GPIO142

GPIO143

GPIO144

GPIO145

GPIO146

GPIO147

GPIO148

GPIO149

GPIO150

GPIO151

GPIO152

GPIO153

GPIO154

GPIO155

GPIO156

GPIO157

GPIO158

GPIO159

GPIO160

GPIO161

GPIO162

GPIO163

GPIO164

GPIO165

GPIO166

GPIO167

GPIO168

GPIO169

GPIO170

GPIO171

GPIO172

GPIO173

GPIO174

GPIO175

GPIO176

GPIO177

GPIO178

GPIO179

GPIO180

GPIO181

GPIO182

GPIO183

GPIO184

GPIO185

GPIO186

GPIO187

GPIO188

GPIO189

GPIO190

GPIO191

GPIO192

GPIO193

GPIO194

GPIO195

GPIO196

GPIO197

GPIO198

GPIO199

GPIO200

GPIO201

GPIO202

GPIO203

GPIO204

GPIO205

GPIO206

GPIO207

GPIO208

GPIO209

GPIO210

GPIO211

GPIO212

GPIO213

GPIO214

GPIO215

GPIO216

GPIO217

GPIO218

GPIO219

GPIO220

GPIO221

GPIO222

GPIO223

GPIO224

GPIO225

GPIO226

GPIO227

GPIO228

GPIO229

GPIO230

GPIO231

GPIO232

GPIO233

GPIO234

GPIO235

GPIO236

GPIO237

GPIO238

GPIO239

GPIO240

GPIO241

GPIO242

GPIO243

GPIO244

GPIO245

GPIO246



GPIO247

GPIO248

GPIO249


GPIO250

GPIO251




Touch pad conn


<DB>Check footprint and Touch PAD spec



10/11 Eric del DM10 from ESD requirement.




EMI reserve



Keyboard conn



Keyboard backlight Conn




NonCS

CS


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	33 of 47



Power Button Connector




Lid Switch (Hall Effect Sensor)



Security Classification	Compal Secret Data				Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number	Rev
					4019NK	A
Date: Monday, October 21, 2013					Sheet	34 of 47


<DB> RST1# connect to ENM

Reset IC




Jacky 4/30 Co-lay Reset IC

CPU





Card reader



PAD1
MB_SUP_BRK_25X5



PCB



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date	Monday, October 21, 2013
				Sheet	35 of 47



Sensor hub --> G-sensor

Check ACCEL_INT# wiht BIOS








Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	Document Number	Rev A	
					4019NK		
				Date:	Monday, October 21, 2013	Sheet	36 of 47

Each 250pF on CAP_MOS1 (2) will make Slew Rate(uS/V) increase of 100uS/V



+1.5VTO +1.5V_PCIE

10/17 Eric Del +1.5V to +1.5V_PCIE.








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev A
				Custom	
				Date: Monday, October 21, 2013	Sheet 37 of 47

Page 1

Security Classification	Compul Seal Secret Data		Title
Issued Date	2011/06/29	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR REPRODUCED OR DISCLOSED TO ANY OTHERS AS AUTHORIZED BY COMPAL ELECTRONICS INC. WITHIN THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS INC.			SCHEMATIC, MB A9851
SHEET NUMBER			38 of 47

PJP1 change to DC03000AF00




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Docu	Rev
					ment	A
					Number	
					4019NK	
					Date:	Monday, October 21, 2013


Compal Electronics, Inc.

SCHEMATIC, MB A9851


4019NK




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019NK
				Rev A
				Date: Monday, October 21, 2013
				Sheet 40 of 47




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019NK
				Date:	Monday, October 21, 2013
				Sheet	42 of 47




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date		Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	4019NK
				Date	Monday, October 21, 2013
				Sheet	43 of 47
				Rev	A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/07	Deciphered Date		Title	SCHEMATIC, MB A9851
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019NK	Rev A
				Date: Monday, October 21, 2013	Sheet 44 of 47




Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, MB A9851		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev A
				Custn	4019NK	
				Date:	Monday, October 21, 2013	Sheet 45 of 47




APU_core
TDC 22A
Peak Current 35A
OCP current 44A
Load line -2.1mV/A
FSW=450kHz
DCR 0.98mohm +/-5%

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/11/07	Deciphered Date	2012/11/07	Title	SCHEMATIC, MB A9851	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				A	4019NK	A
				Date:	Monday, October 21, 2013	Sheet 46 of 47


+APU_CORE




+APU_CORE Local



+APU_CORE_NB



+APU_CORE_NB Local



	330uF/9m	22uF/0805	0.22uF/0402	10uF/0603	0.01uF/0402	180pF/0402
APU_CORE	2	10	2		3	2
APU_CORE_NB	2	7	2	1		3